>
BI yĹ >F >F >F MbP?? Top Route2 Route3 Route4 Route5 Route6 Route7 Route8 Route9
Route10 Route11 Route12
Route13 Route14 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values Descript SMDround
M j L ng 99 * ({ + 8cg 1 + 8c 8cg 2 " 1Ȝ8c Ȝ { " 0Ȝ 8c { " 28c 8c 8c { " 38c 8c Ȝ8c { 1 ȜȜ >NAME ' 3{SO08 + Ι )+ 1 + 2f )+ 8 + 2Ι )+ 2 + Ι )+ 3 + 22f )+ 7 + 2f )+ 6 + jJ Ι )+ 4 + jJ 2f )+ 5 " 3D\ " D\ D\ nF " 3D\ nF nF 1 E ( >VALUE1 W( >NAME % N
" nF & 3 & 3@$ & 3 & 3xC \Q & 3nH p & 3@nH $ p & 3 nH p & 3xC nH \Q p \V P{SOT23 1 jJ >NAME 1 >VALUE+ * X 3 + % X 2 + X 1 & 3 2 & 3 f- 8 & 3\f88 " 37 7 4 " 37 4p4 " 3p4p " 3p 7 " p p " p D " 7 7 " ! 7
By ^{1206 + 7 @ 7# 2 + t @ 7# 1 " 035% @L@ " 035% L & 3;" & 35% A ;" 1 n, >NAME 1 n >VALUE" 0'ff& ` f& " 0'` f& ` " 0'` f " 0'fff& & #H X fc v{SOT-23+ & ' a] 3 + J' a] 2 + Pa] 1 " p 9 " 9 9 " 9 p " p p 1 ntE ( >VALUE1 n ( >NAME & 3 - $ & 3Z <$ & 3J " & l ^ . & n
& n &j
& ^ . & & &j & & l & ^ L . & R & 6 ^ . & & & ( &j . / PWM { . 2b x / IC1 . l / IC2 5V . ( ~ / C1 3.3uF . 8_ / R1 10k . / T1 2 N$2 > > " ' " "
"
" X "X X " X Q O N$6 > > > " hI l 6 l " hI hI u " hI u hI | " hI | hI l "hI | fJ z "fJ ~ 6` ~ "fJ z fJ ~ " hI u dK u " dK v F v " F v v " dK u dK v > " F v F z " 0 hI " 0 r 0 " t r 0 r " " V P " hI V " V V N$3 > > > > " ~ " " ~ " ~ ~ " ~ Z " Ԑ Ė " Z Ԑ Z " Ԑ Z Ԑ " Ė "
" d
z
"
d
G N$10 " " fF " fF fF " fF ) N$17 " 4e Z 3 Z " 4e Z Ж Z " 4e ґ 4e Z ) N$19 " 3 ґ Ж ґ ) . u N$20 " 4e "j Ж "j " 3 "j 4e "j " 3 8 3 "j " 4e "j 4e ^L " Ж "j Ж 8 ) N$21 " 3 Ж " 3 & 3 ) N$22 " 3 v Ж v " 3 ƙ 3 v ) 6 } N$23 " 3 r 3 z@ " 3 z@ Ж z@ " Ж r Ж z@ " 3 r Ж r N$1 > > " 6` d "6` 8 6` " L T P T "6` 8 L 8 "L 8 L T N$8 > > " " " # " N$9 > > " < P < " < P P "< & < P " 0 $ < & " 0vD $ $ " " 0* & vD $ "* & * & "* & & " " & SMT_PINS_2 Small Outline Package SOT 23 RESISTOR
chip Small Outline Transistor 2_PIN_HEADERHEADER 2_ default EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name. (1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : IO"% default !Ce ͫ% !Ce ͫ,h< % !Ce ͫm% !Ce ͫ.}% !Ce ͫ% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ