Z
< /5yH#T mKqE x G mKqE mKqE {Gzt?? Top
Route2
Route3
Route4
Route5
Route6
Route7
Route8
Route9
Route10
Route11
Route12
Route13
Route14
Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu 56 tGND_GNDA 65 bGND_GNDA 87 wert [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values aa Info bb Guide d Muster ee Patch_Top ff Vscore gg tMap hh Name ii tPlate jj bPlate kk Crop tt Patch_BOT yy _tsilk zz _bsilk HeatSink
200bmp
201bmp
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp Descript SMDround cooling 2 ( ? fab # j ?aSOIC14+ ,kM )+ 1 + ,ke )+ 14 + ȜM )+ 2 + dM )+ 3 + Ȝe )+ 13 + de )+ 12 + M )+ 4 + e )+ 11 1O( >NAME + 1 M )+ 5 + 8c M )+ 6 + 1 e )+ 10 + 8c e )+ 9 + Ԕ M )+ 7 + Ԕ e )+ 8 " 3RY
"
E " 3 E RYE 1Ȝ( >VALUE" RYE RY
& 3:dG ro & 3֕G o & 3rG Vo & 3G o & 3* G 8 o & 3F\ G *j o & 3 G ƛ o & 3 aƛ & 3F\ a*j & 3* a8 & 3a & 3raV & 3֕a & 3:da r % w %% ?a + Ȝ8c 1 1 + Ȝ 1 3 + ȜȜ1 5 + r 8c 1 2 + r 1 4 + r Ȝ1 6 198c 1 1,kԔ >NAME 1,k9 >VALUE ?aSOT23 1jJ >NAME 1 >VALUE+ * X 3 + % X 2 + X 1 &3 2 &3 f- 8 &3\f88 " 37 7 4 " 37 4p4 " 3p4p " 3p 7 " p p " p D " 7 7 " ! 7 supply1 " SparkFun
b B 1206 1d, >NAME 1nx >VALUE" 'ff& ` f& " '` f " 'fff& " '` f& ` + P @ (# 1 + 6 @ (# 2 & 3+! & 3-% zB =! " 3N % " 3NB% B & #1_ pr ?a * $ 1 1jpG ( >NAME "0d d2 &3 "01 1 2 1d >VALUE ` ?a * $ 1 * 8c $ 2 * p $ 3 * ) $ 4 1j>` ( >NAME &3 3 &3 \ "0d d2 &3LY $m &3 "0D[ D[ 2 1d,k >VALUE resistor
b o ?aR1206 + 7 @ 7# 2 + t @ 7# 1 " 35% @L@ " 35% L & 3;" & 35% A ;" 1n, >NAME 1n >VALUE" 'ff& ` f& " '` f& ` " '` f " 'fff& & #H X
b t @aM1206 1d1 >NAME 1dȜ >VALUE" 'f9 ` 9 " '` f " 'ff9 " '` 9 ` " 3, Z " 3, BZB + P @ ' 1 + 6 @ ' 2 & 3HX# & 3+ HzB # & #H A rcl
b t %@aC1206 1d1 >NAME 1dȜ >VALUE" 'ff& ` f& " '` f " 'fff& " '` f& ` + P @ (# 1 + 6 @ (# 2 & 3+! & 3-% zB =! " 3N % " 3NB% B & #1_ ng
\ o 6@a1206 + 7 @ 7# 2 + t @ 7# 1 "035% @L@ "035% L &3;" &35% A ;" 1n, >NAME 1n >VALUE"2'Zf& Z f& "3'Z f& Z "1'Z Z "0'ZZf& & #H X " " ., " ., ., " ., 1D Z " bow 1N k " board . 0e /IC1 ATTINY44-SSU . r . /ISPHDR AVRISPSMD . b /R1 10k . " b /C1 1uf . &j /R2 1M . HU l /VREG . X D /C2 .1uF . B /C3 1uF . B y /JP1 M01PTH_LONGPAD. RP y /JP2 M01PTH_LONGPAD. "f $ /JP4 . "f ) /JP5 . fF 4 /JP6 M01PTH_LONGPAD. "f Ԕ /R3 0 . .h /R4 0 . t /R5 100 . r Ȓ /JP7 M01PTH_LONGPAD. :` Ȓ /JP8 M01PTH_LONGPAD. & Ȓ /JP9 M01PTH_LONGPAD. Ȓ /JP10 M01PTH_LONGPAD 3 $ GND > > > > > "0HU | B | "0HU | HU t " ؎ ؎ "0؎ HU > " :` :` .h >
"0HU y RP y "0HU HU y > " "f X " "f "f > > " :` .h . .h " . .h . Ԕ " Ԕ F Ԕ " F F " F "f > > " " , 0 " , , " , " Ԕ " * Ԕ Ԕ " * * Ԕ " * " Ԕ " ! 7 7 " ! ! 7 " ! ! b "0B | ؎ | " ؎ | ؎ " ؎ ! " X | HU | " X X | > " F "f " F Ԕ F > " " Ȓ " 0 " . Ԕ Ԕ /o VCC > > > " 4 b : b " } 7 4 7 " : b > b > > > "X "f " "f "f " > " > 0 > " : 0 > 0 " : b : 0 " b r b " b " 4 7 4 b " x d dz d " x x d " X x " X X "0(g " (g (g ܈ " (g " r> " r> X r> " X r> X > "(g ܈ & Ȓ " (g ܈ (g
MOSI >
> " r r " } r " } }
> " } (g " (g (g ʙ " (g ʙ ʙ " ʙ b= , MISO > > "! [ & ֑ "
! [ }E SCK > > "r ֑ r "r " x? " x? x? k RST > > > "0e h 0e ":` r 0e h ":` ֑ :` r "0e } "RR b XQ b "0e 0e l "0e l RR l "RR l RR b i TX > " / . / " / " } > " . / :` / ":` / :` Ȓ ` RX > " .h L } L " .h L .h " .h h > "h r Ȓ
Ox CSENSE > > "<] ֠ ֠ " <] r <] ֠ " " ֠ " <] 6 <] r " 6 <] 6 " 6 q " q q >
" ֠ fF ֠ " fF ֠ fF 4 9 9V > > "3B D B : "3B : ,0 : "3,0 : ,0 d > "3B : B y -E CCHARGE >
" ) 8 ) 6 " ) 6 lG 6 " lG 6 lG x? " lG x? } x? > " ) 8 8 " 8 v3 oT X > > " " \K " \K "f \K o Y > " L > " L TM L "TM L TM $ "TM $ "f $ Ko Z > > " " PS " PS "f PS o GS2 > > " ª ª " ª " "f 8 oz SLEEP > " q } q " p q " p p " ~@ p > " ~@ "f ~@ ""f ~@ "f ) ! : VCCDUMMY> "& 4 Small Outline Package 2X03SMD SOT 23 1X01_LONGPAD 1X04_LONGPADS RESISTOR
chip RESISTOR
MELF 0.25 W CAPACITOR RESISTOR
chip ~ ERP-1sided-10mil-16mill EAGLE Design Rules
Die Standard-Design-Rules sind so gewählt, dass sie für
die meisten Anwendungen passen. Sollte ihre Platine
besondere Anforderungen haben, treffen Sie die erforderlichen
Einstellungen hier und speichern die Design Rules unter
einem neuen Namen ab.
EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name.
1 xV4 # < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : 2T% < default !Ce ͫm% 5 !Ce ͫl % 5 !Ce ͫ q % 5 !Ce ͫ% 5 !Ce ͫ?% 5 !Ce ͫ0|\% 5 !Ce ͫqR% 5 !Ce ͫR # p @
1
' '
d d 0 '# @
1
' '
d d 0 Yb# @_ @
1
' '
d d 0 :Oo# @Od @
1 c
' d d 0 &"O# @
1 c
' d d 0 H# @
1 c
' d d 0 6# @
1 c
' d d 0 [虙