# **High-Powered Output Devices**



#### And How to Control Them

charles z. guan

mas.863 2014

# What is a High Powered Output Device?

- Typically an actuator or transducer
- Usually highly inductive in nature
- Usually powered by *switching* instead of *linear* (resistive) means
- Chief examples: Motors, speakers, relay coils; arrays of LEDs.
- Tens of Watts (to thousands of watts)
- General principles are good practice for all circuit powers.







#### Topics

- About MOSFETs
- Output topologies
  - Low-side drive
  - High-side drive
  - Half-Bridge
- How to drive and use devices
  - Using N-channel MOSFETs
  - Using P channel MOSFETs Gate Drivers
     Circuit Board layout practices
     dl/dt and dV/dt
  - Groundskeeping
     Q&A, Discussion



Proprietary modules 100 – 1000+A

#### **MOSFETs**

- Why focus on them rather than BJTs ("transistors")? More modern, better suited for switching applications.
  - BJTs are still common and useful in their own right
- Things to know:
  - They drive like *capacitors* (V<sub>gs</sub>; C<sub>gs</sub>)
  - You must fill the capacitor  $> V_{th (reshold)}$
  - They come in N and P types
  - N: Vg > Vs to turn on; P: Vg < Vs.
  - They can conduct in reverse (Body Diode)
  - They have a maximum voltage-across rating (V<sub>ds</sub>) beyond which they will self-destruct (Avalanche breakdown)
  - They have a static on-resistance (R<sub>ds</sub>)
  - For now, they can be simply modeled as a switch: you touching the two wires together.



#### **Output Topologies – Low-Side Drive**



### **Output Topologies – High-Side Drive**

- A P-channel device is used with Source at V<sub>DD</sub> (most positive voltage)
- To turn on, pull Gate to V<sub>ss</sub> (0v, ground)
  - This yields the -V<sub>gs</sub> to turn it on.
- Pch devices have higher R<sub>ds</sub> by nature
- V<sub>DD</sub> must be less than V<sub>gs,max</sub>
- Often used to drive a bigger N-channel stage without a "gate driver" chip
- Conversely, is often driven by a tiny
   N-channel stage before this.



#### ΔV<sub>g</sub> MUST BE LESS THAN V<sub>gs.max</sub>

For most applications, this is < 20v For logic level FETs, this could be < 10v Your microcontroller pins are likely not happy with > 7v.

# **Output Topologies – Half-Bridge, P and N**

- A half bridge topology is where a FET controls access to both V<sub>DD</sub> and V<sub>ss</sub>
- Also called "Totem Pole" output
- P & N type combines relative ease of driving either side device with independent inputs.
- Usually limited to V<sub>DD</sub> < 20v</li>
- Can be driven a few ways more on this shortly.





Funny how P and N channel devices seem to *complement* each other, right?

#### **Output Topologies – Naïve Half-Bridge**

- This is how everyone tries at first
- Not only are you limited to V<sub>DD</sub> ~ V<sub>gs.max</sub>
- But for anything but very low V<sub>DD</sub>s, you will get shoot-through current.
- "High = off" isn't failsafe.
  - Large **R**<sub>pullup</sub> to keep Q3 off



Shoot-Through will demolish your FETs faster than you can say "Neil Gershenfeld"



### **Output Topologies – All-N-Channel Half Bridge**

- The preferred topology for modern switching power supplies, motor drivers, and Class-D amplifiers.
- N-channel means less losses
- But how to switch the high-side device? (since V<sub>s</sub> ≈ V<sub>DD</sub>, hence V<sub>g</sub> > V<sub>DD</sub> + V<sub>th</sub>)
- A "Greater than  $V_{DD}$ " supply has to exist.



### **Driving Devices – MOSFET Switching Model**

- Recall: You want to fill the capacitor as quickly as is reasonable
- Important datasheet numbers:
  - **Q**<sub>g</sub> (typ. nC), **C**<sub>iss</sub>, **C**<sub>rss</sub>



9FS		YDS Y, 'D 1.7 / Y	0.0		1 N
DYNAM	IC CHARACTERISTICS		10 W C		
Cliss	Input Capacitance	$V_{\rm DS} = 15  \rm V,  V_{\rm GS} = 0  \rm V,$	195		pF
Coss	Output Capacitance	f = 1.0 MHz	135		pF
C <sub>rss</sub>	Reverse Transfer Capacitance		48		pF
SWITCH	ING CHARACTERISTICS (Note 2)				
t <sub>d(on)</sub>	Turn - On Delay Time	$V_{DD} = 10 V, I_{D} = 1 A,$ $V_{GS} = 10 V, R_{GEN} = 6 \Omega$ $V_{DD} = 5 V, I_{D} = 1 A,$ $V_{GS} = 4.5 V, R_{GEN} = 6 \Omega$	10	20	ns
ţ,	Turn - On Rise Time		13	25	ns
t <sub>d(off)</sub>	Turn - Off Delay Time		13	25	ns
t,	Turn - Off Fall Time		4	10	ns
t <sub>d(on)</sub>	Turn - On Delay Time		10	20	ns
ţ.	Turn - On Rise Time		32	60	ns
t <sub>d(off)</sub>	Turn - Off Delay Time		10	20	ns
ţ,	Turn - Off Fall Time		5	10	ns
Q,	Total Gate Charge	$V_{DS} = 10 V, I_D = 1.7 A,$ $V_{GS} = 5 V$	3.5	5	nC
Q <sub>gs</sub>	Gate-Source Charge		0.8		nC
Q <sub>qd</sub>	Gate-Drain Charge		1.7		nC

Always be aware of what conditions the manufacturing is testing under. Many parameters change with **V**<sub>DS</sub>.



Figure 3. High-Side Switching losses and Q<sub>G</sub>

# **Driving Devices – MOSFET Switching Model**

- There is actually no *quick* estimate which is accurate for all circumstances.
- One approximation is  $t_{sw} \approx 2.2 R_{gate} * (C_{iss} + C_{rss})$ 
  - Reason: This is the "Rise Time" of a 1<sup>st</sup> order RC circuit from 10% to 90%.
- Another uses the charging of  $\mathbf{Q}_{g}$  (total gate charge)
  - $\mathbf{t}_{sw} \approx (\mathbf{Q}_{g*} \mathbf{R}_{gate}) / \mathbf{V}_{gs}$  tends to underestimate by 33% or so
    - Reason: This is a linear approximation of a first-order RC circuit charging curve. It will reach 100% quicker than the equivalent differential equation.

Case study from known result: Vgs = 15v, Rgate =  $10 \Omega$ , Qg = 240nC, (Ciss + Crss) = 9800pF

Method 1: 215 ns (about right) Method 2: 160 ns (25% optimistic)



Great reading: <u>http://www.vishay.com/docs/73217/73217.pdf</u> <u>http://www.microsemi.com/document-portal/doc\_view/14697-making-use-of-gate-charge-information-in-mosfet-and-igbt-data-sheets</u>

# **Driving Devices – MOSFET Switching Model**

- Characterizing  $t_{sw}$  allows you to choose gate drive components like  $R_{gate}$  and your choice of gate drive voltage  $V_{gs}$ .
- Also allows estimation of switching losses for resistive loads.
- For inductive and back-EMF loads like motors, it allows a "worst case" look at switching losses.



# **Driving Devices – N channel FETs**

- Takeaway: Wimpy gate drive will result in large switching loss
- Example 1: Direct microcontroller drive (V<sub>gs</sub> ≈ 5v max)
  - Might be fine for "just on and off", no PWMs
  - Microcontroller pins are often 100+ ohms impedance
  - V<sub>gs</sub> ≈ V<sub>th</sub> will mean actual "turn-on" will take much longer than estimates.
- Example 2: Microcontroller with small P-channel assist
  - Pch directly drops V<sub>drive</sub> (10-15v) onto the gate.
  - Discharge of both is through a pulldown resistor – this means long turn-off times.
  - Low R<sub>pd</sub> values could mean higher power consumption during high duty cycles.
  - MC pin has to be "LOW" or "HIGH-Z", else
     V<sub>drive</sub> and logic power get connected...





# **Driving Devices – P channel FETs**

- Example 1: Direct microcontroller drive (V<sub>gs</sub> < V<sub>gs,max</sub>)
  - Again, fine for "just on and off"
  - Turn on: through MC pin pulling LOW
  - Turn off: through **Rpu** (slow).
     **Rpu** must be large value (kΩs) to prevent damage to MC pin.
- Example 2: With small N-channel assist
  - Actually not bad. MC can switch small N-channel quickly, but turn-off through **Rpu** can still be slow (or high power consuming)



#### **Example P and N Commercial Implementation**



#### **Driving Devices – Gate Drive ICs**

- Take care of most issues for you
  - Shorter turn on and turn-off times
  - Above-VDD supply for NFET high-side
    - Bootstrap; Charge Pump
  - "Dead-time" generation
- Allows isolation between power ground and logic ground.
  - Discrete, direct-microcontroller circuits mix grounds and can suffer from noise.



IR2125, a single driver that can act as both

IR2101, a 130/270mA halfbridge driver







high- or low-side

Allegro A3930, a highly integrated 3-phase gate driver.

> IRS21844, a half-bridge driver with adjustable dead-time

# **Driving Devices – Deadtime**

- All Half-Bridge configurations must have a way to generate **deadtime** in the driver
- Deadtime: Turn one device off BEFORE turning the other on.
  - Typical gaps: 50-200ns
    - This is far too fast for most inductive loads to be a problem, though too much deadtime or high-current low-inductance loads will cause voltage spikes
- Many discrete solutions; GDICs usually have it built in.
- Can be done in software
- Newer MCs have it as a periph.





# **Board Layout Good Practices**

- Layout might be more important than part choice.
- Basic rules:
  - Use planes and polygons
  - Reduce high dV/dt areas and keep signals away from them
    - Capacitative coupling of noise. What is two big parallel plates? A capacitor!
  - Reduce high dI/dt loops
    - Inductive transients
  - Keep your grounds in a tree topology
    - Eliminate "ground loops"

High- dl/dt "hot loops" – any signals or sensitive microcontrollers caught in the loop will be cooked, or at least interfered with.

The microcontroller is last in line after the switches to get power! Any more amps and this board might just reset.





# **Board Layout Good Practices**

- High dv/dt area: Next to big switches Inside a loop containing a switch and bulk capacitor
- High di/dt area: Inside switching current or return current paths

ogic on this board is

The analog signal trace is surrounded by "Guard traces" connected directly to 5V logic and the logic ground – low impedance to absorb transients, and heavily filtered at the sensor.

This analog current sensor is in the "hot zone", but other measures have been taken to ensure signal integrity.



Good reading: http://www.ti.com/lit/ml/slua366/slua366.pdf

# Groundskeeping

- Not mowing the lawn, but ensuring the separation of Logic ground and power ground.
- Logic: Serves MC, sensors, inputs
- Power: Serves big power & gate drives only
- Keep them named separately, e.g
   AGND vs. VSS





# Groundskeeping

- Ensure your power distribution for all circuits is a star, tree, or line... not loops.
- Place your logic in the cleanest part of said structure; bypass capacitors are your friend.
- Ground plane fill when you can...
   It will save milling time too!
- For FAB boards, you can use a row of 0 ohm jumper resistors to "continue" a plane.



# **Final Design Considerations**

- Select device and drive method based on your needs.
- Static on/off? Almost any will work! Consider  $P = I^2 R_{ds-on}$  dissipation
- Switching? Consider turn-on, turn-off time, switching losses you can accept
- For thermal dissipation, use R<sub>θja</sub> (Thermal resistance, junction-to-ambient)
   More complicated and out of scope: Thermal modeling
- Consider inductive characteristics of your load will you need a flyback diode?
- Board layout is almost as important (or more important!) than parts alone
- Keep your grounds named and separated, meeting only at 1 point
- Keep sensitive traces away from switching devices
- Bypass capacitors everywhere! Bulk bus capacitance is essential.
- There are some more advanced topics that are out of scope for today.
  - Parasitic inductance and capacitance
  - Detailed modeling of switching time
  - Ripple capacitance, ESR, ESL
  - Gate ringing (is bad) use  $\mathbf{R}_{gate}$  and • scope your gate traces; Zener diodes
  - Why to use one gate driver over another – read the datasheet.



Photo © orangenarwhals