1 =x G>F >F >F MbP??TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference22dxf34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``ValuesDescript SMDround@GS4ng By v1206+7@7#2+t@7#1"035%@L@"035%L&3;"&35%A;"1n, >NAME1n >VALUE"2'Zf&Zf&"3'Zf&Z"1'ZZ"0'ZZf&&#H XkMTA_4+Ȝ(1+Ȝ(2+28c(4+jJ8c(3+rF/(P$5+&rF(P$618c,k >NAMEXx`Rn١1jJ >NAME1z >VALUE+8 p1"55J"35JhJ"hJh"3h5&3 V+8 p2&3NAME. 6/E$1.  p/E$2.  /E$3.)</E$4.zV/E$5.#/E$6.*B/E$7.)T/E$8.HUb/E$9.R/E$11. m/E$10.o/E$12.|/E$13. x|/E$14@S$6> >"3z@@"3@6""zʏz@"3z@l@@4S$1> "3i p"3ini"" i>> "  "H<H<"H< > "H<s"sms"msm܆"m܆ ܆" ܆  "  |; "|;hz<h"z<hz<V"|; |;h@ %HS$2> "3-i-6"3-i3i> >"-- ""- -i"3-i- p"9-> "3 - "?ء3ء"3ء3 3S$8>"*2^*"~2^*2^"4[~2^>> > "?$?H<"&$$"$?$"&&$"#&"##"$"""4[""""!hG"hG#"  "  "hG  !S$7>"))"5)"55>> "ƙƙ"ƙƛ"5ƙ"ƙƙ}vS$10> > "mޅm"m"tt"tV"t-XS$9>")+"))>"()> ")+"))Ȑ"(("()"Rء")RR")Ȑ)څ")Ȑ)R> > >"*:X* "̒:X*:X"nnl"nl\Il"\Il\I8"\I8PO8"PO8POP"POPP"PFR"FRFR"LOBT"FRLO"LOLO"BT>V"̒>V̒:X">V̒>V"ءT"T2T"2T2:T"2:T:T":Th"hh"h " o "on"nn"o o"ou ! S$5> ""z" "  "  > >"zz"z ")z"))> S$3> ""H<"$"">"$"$$""t$"t6t"j6Z6"j6t6"jj6> RESISTOR

chipanalog-devicesSOT23-55-Lead Small Outline Transistor Package SOT-23

Source: http://www.analog.com/UploadedFiles/Data_Sheets/346131962AD8067_a.pdfTEST_SPOT defaultEAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:IO"% default!Ceͫ% !Ceͫ,h< % !Ceͫm% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ