L
< Dp1[Kn x G x G x G x G ?? Top Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu 56 tGND_GNDA 65 bGND_GNDA 87 wert [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values aa Info bb Guide d Muster ee Patch_Top ff Vscore gg tMap hh Name ii tPlate jj bPlate kk Crop tt Patch_BOT yy _tsilk zz _bsilk HeatSink
200bmp
201bmp
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp Descript SMDround cooling C : fab # j hS3
SOIC14+ ,kM )+ 1 + ,ke )+ 14 + ȜM )+ 2 + dM )+ 3 + Ȝe )+ 13 + de )+ 12 + M )+ 4 + e )+ 11 1O( >NAME + 1 M )+ 5 + 8c M )+ 6 + 1 e )+ 10 + 8c e )+ 9 + Ԕ M )+ 7 + Ԕ e )+ 8 " 3RY
"
E " 3 E RYE 1Ȝ( >VALUE" RYE RY
& 3:dG ro & 3֕G o & 3rG Vo & 3G o & 3* G 8 o & 3F\ G *j o & 3 G ƛ o & 3 aƛ & 3F\ a*j & 3* a8 & 3a & 3raV & 3֕a & 3:da r % w I Q EFOBM + D ,L 1 + ,L 2 + 4 ,L 3 %% S3
+ Ȝ8c 1 1 + Ȝ 1 3 + ȜȜ1 5 + r 8c 1 2 + r 1 4 + r Ȝ1 6 198c 1 1,kԔ >NAME 1,k9 >VALUE %W V
+ Ȝ1 1 1 + Ȝd1 3 + r 1 1 2 + r d1 4 191 1 1,k8c >NAME 1,k,k >VALUE supply1 SparkFun - S3
( 9 X ( p X + 1 P : 4 + Ԕ P : 5 + P : 6 + dP : 3 + ,kP : 2 + P : 1 " 3) 0 X0 { " 3X0 X,{ " 3X,,{ " 3,,k,{ " 3,k,d,{ " 3d,1 ,{ " 31 ,Ԕ ,{ " 3Ԕ , ,{ " 3 ,) ,{ " 3) ,) 0 { " 3 , { " 3Ԕ ,Ԕ { " 31 ,1 { " 3d,d{ " 3,k,,k{ "3,{ resistor
b o S3
R1206 + 7 @ 7# 2 + t @ 7# 1 " 35% @L@ " 35% L & 3;" & 35% A ;" 1n, >NAME 1n >VALUE" 'ff& ` f& " '` f& ` " '` f " 'fff& & #H X rcl
b t S3
C1206 1d1 >NAME 1dȜ >VALUE" 'ff& ` f& " '` f " 'fff& " '` f& ` + P @ (# 1 + 6 @ (# 2 & 3+! & 3-% zB =! " 3N % " 3NB% B & #1_ K ng
\ o S3
1206 + 7 @ 7# 2 + t @ 7# 1 "035% @L@ "035% L &3;" &35% A ;" 1n, >NAME 1n >VALUE"2'Zf& Z f& "3'Z f& Z "1'Z Z "0'ZZf& & #H X < 9 S3
S3
" <w < " < " w " 3w ' w 8c " " < " << " 3w 8c 8c w " 38c w Ȝ " 3w Ȝw P "3Ȝw 8c "38c ' " 3ȜȜ " 3ȜP % tE tE % 3 % 3VT % 3VT VT % 3VT " 3d1 dd " 31 ddd " 31 d1 1 " 3d1 1 1 %3 % " dw d$m " 1 $m d$m " 1 $m 1 w " , ܒdܒ " , ܒ, " dܒd " 38c VT " 3Ȝ " d " 3Ȝw w " 38c w VT w " VT w 1 w " 1 w dw " dw w " d, " , VT " w <w P " w w ' " NAME 19( >VALUE" 3d1 " 31 LY dLY " 31 " 3(d 13TW~@ ( 1 13 ; ( 2 13hMܒ( 3 13 ܒ( 4 " 3 + LY , 1 + LY , 2 + , 3 + , 4 " " ` " ` ` " ` . u /IC1 ATTINY44-SSU . < H /U$1 RESONATOR . 0 /U$2 AVRISPSMD . D[ 8c
/JP1 . < /R1 10k . H /C1 1uf . T /S1 . < ! /R2 1M . 3 ) /R6 0 . p PS /R3 0 . / U$3 PINHD-2X2-SMD N$1 > > "3 0p H "3< t; 0p "3< S < t; N$2 > > "3 s H "3 s S K x GND > > > > "3H o 4 o "34 o hC "3 hC S hC "3S hC @ " PS & & " & ) "" ) DD "3 DD H o ~ MOSI > >
" 0 Ԕ 0 " Ԕ 0 p " p " $ " $ " 0 S SuI MISO > > " D[ | | | " | | PS " PS 0 " 0 0 @ I SCK > > " D[ 0 0 " 0 " | " | PS " PS " @ S; RST > > > "0u T u "0u u S "0u "D[ T u T "D[ hC D[ T ) < VCC > > > > > "3H P 4 P "34 P "3 S "3S S "33 < \ < "3\ < H P " & " | p " | p 3 p ""3 p 3 < "33 "33 < 3 " 1 p | p " Ԕ | | " Ԕ Ԕ | " p Ԕ " p p " 1 p " 1 p 1 CTS > ! I TX > > " ) & ) D[ " ) D[ D[ " D[ " D[ " D[ D[ " D[ $ " $ m " m < " < < @ uI RX > > " p & p " p | " | | " | $ " $ m " m m " m t; $ " t; $ $ "" $ @ RTS > -w BUTT > > >
" 5 o 7 o " 7 o o " o e " e S ) !4 GNDPIN > > > > > >
" k / k ) " D[ k / " + D[ "0< + + "0pA + < + "07 ! pA + "0< + < H " 5 ! 7 ! " ) + # % " ) + + + " + + 5 ! " hC Ԕ hC " Ԕ hC Ԕ + " Ԕ + ) + " 1 hC hC " 1 PS 1 hC " 1 PS PS K GNDPIN2 >
> " 4a " PS 4a uI STEP1 > > > " | PS hC PS " hC PS hC @ " < ( XI ( " XI ( hC " hC hC PS mQI STEP2 > > " u @ u x " u x < @Y K BRDG > > " | \K " \K $ PS " $ PS PS Small Outline Package 2X03SMD 2X02SMD 1X06-SMD RESISTOR
chip CAPACITOR RESISTOR
chip 6MM_SWITCH OMRON SWITCH 6ext ERP-1sided-10mil-16mill EAGLE Design Rules
Die Standard-Design-Rules sind so gewählt, dass sie für
die meisten Anwendungen passen. Sollte ihre Platine
besondere Anforderungen haben, treffen Sie die erforderlichen
Einstellungen hier und speichern die Design Rules unter
einem neuen Namen ab.
EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name.
1 xV4 # < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : 2T% < default !Ce ͫm% 5 !Ce ͫl % 5 !Ce ͫ q % 5 !Ce ͫ% 5 !Ce ͫ?% 5 !Ce ͫ0|\% 5 !Ce ͫqR% 5 !Ce ͫR