I mostly focused on preparing for the Computing and Communications review.
I did do more research on ethernet PHY, and am now convinced that it’s the way to go (over direct Manchester encoding on FPGAs). Next step is to select a final PHY chip, and make a breakout board I can connect to an iCEBreaker to test MII/RMII.